The XGPHY is an IP block which simplifies the FPGA integration of Ultra low-latency 10Gbit/s Ethernet connectivity in Xilinx and Altera FPGAs. Ultra-low latency is achieved by using only ... The 10/25 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback