The main technology is a multi-bit quantized modulator using pipeline architecture and digital correction technology. The decimation filter is used to down-sample and increase the number of bits to ...

The ADC IP offers a resolution of 16 bits and a sample rate of 5Msps at nodes of 40nm Silicon Proven. These components enable cutting-edge systems on chip (SoCs) for wireline networking, wireless ...